Sixth Semester B.E. Degree Examination, June-July 2009 Analog and Mixed Mode VLSI Design

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART – A

a. State the reasons for the pedestal error, droop aperture error and sampling error.

b. State and explain specifications of ADC.

(08 Marks) (12 Marks)

- 2 a. An 8 bit resistor string DAC was fabricated with a nominal resistor value of 1 k Ω . If the process was able to provide matching of resistors to within 1%, find maximum INL and DNL of the converter. Assume $V_{RFF} = 5V$. (06 Marks)
 - b. Explain generic (unweighted) current steering DAC and discuss the related mismatch errors.
 (08 Marks)
 - c. Design a 4 bit charge scaling DAC using a split array. Assume that $V_{REF} = 5V$ and that C = 0.5 pF. Draw the equivalent circuit for D = 0001 and 0010 and determine the value of the output voltage. (06 Marks)
- 3 a. Explain the principle of single slope ADC and the problems associated with it. (10 Marks)
 - b. Draw the block diagram for 4 bit successive approximation ADC with $V_{REF} = 5V$. Explain the same. Trace the output at various stages for $V_{in} = 3.7V$. (10 Marks)
- 4 a. Explain the purpose of each stage of a voltage comparator. Also explain the working of 1st stage. (10 Marks)
 - b. Show that multiplying quad acts as multiplier when all the MOSFETs in the multiplying quad have the same threshold voltage. (10 Marks)

PART-B

- 5 a. Determine the ideal SNR of a 8 bit data converter with averaging of 20 outputs. (04 Marks)
 - b. Draw the circuit arrangement used for decimation and averaging and explain the same.

 'Determine the transfer function of the same. (10 Marks)
 - c. Bring out the principle of interpolation.

(06 Marks)

6 a. Describe CMOS process flow with neat sketches.


(10 Marks)

b. Explain how MOSFET behaves as a capacitor. Also explain floating MOS capacitor.

(10 Marks)

a. Estimate the high-to-low and low-to-high delays in the circuits shown in figure Q7 (a).

(08 Marks)







Fig. Q7 (a)

- b. Draw the arrangement for 4 bit pipelined adder and full adder bit implemented using dynamic logic. (06 Marks)
- c. Explain the working of simple delay element using pass transistor and CMOS inverter.

(06 Marks)

- 8 a. Explain the limitations of inverter at the output of OPAMP, with the help of its transfer curve. How is it overcome? (07 Marks)
 - b. Consider the AC small signal simplification of floating current source as in figure Q8 (b). Assuming NMOS cascade output resistance is labeled R_{NCOS} , what is the small signal resistance as seen by the test voltage V_{test} ? (07 Marks)



c. Determine time constant of OPAMP with unity gain frequency of 100 MHz. Assume that all the outputs is fed back to the input. Also determine the settling time for 0.1% settling accuracy.

(06 Marks)

06EC63

2. Any revealing of identification, appeal to evaluator and/or equations written eg, 42+8=50, will be treated as malpractice. ng blank pages. irs, compulsorily draw diagonal cross lines on the rem 1. On completing your ant Important Note:

USN

Sixth Semester BE Degree Examination, Dec.09-Jan.10 Analog and Mixed Mode VLSI Design

Time: 3 hrs.

Max. Marks:100

Note: 1. Answer any FIVE full questions, selecting at least TWO questions from each part.

- 2. Standard notations are used.
- 3. Missing data be suitably assumed.

PART - A

1 a. Define Resolution, INL, DNL and V_{FS} for a DAC.

(06 Marks)

b. Find the maximum DNL and INL in LSBs of a 3 bit DAC which has the following characteristics. Check if it is monotonic.

| Digital input | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| Analog output | 0 V | 0.625 V | 1.5625 V | 2.0 V | 2.5 V | 3.125 V | 3.4375 V | 4.375 V |

- c. Find the maximum resolution of an ADC which can use the S/H circuit with maximum sampling error of 0.628 mV while maintaining a sampling error less than 1/2 LSB Vref = 5V. (04 Marks)
- 2 a. Discuss the issues involved in mixed signal circuit layout.

(10 Marks)

- b. Describe the simple resistor string DAC, problem associated with it and how is it overcome by use of a binary switch array. (10 Marks)
- a. Describe the pipelined ADC with a neat diagram.

(08 Marks)

- b. For an 8 bit pipelined ADC, all the amplifiers had a gain of 2.1 v/v instead of 2v/v. If $V_{in} = 3V$ and $V_{ref} = 5V$, what would be the resulting digital output, assuming other components are ideal. (06 Marks)
- c. For a 4 bit successive approximation ADC with $V_{ref} = 5V$, $V_{in} = 1V$, find the output digital code. Assume a dual slope successive approximation ADC. For each clock cycle, give the output of the SAR, V_{aut} and the final output. (06 Marks)
- 4 a. Discuss the advantages and disadvantages of using a dual slope over a single slope ADC.

(06 Marks)

b. Draw the CMOS analog multiplier and explain its working.

- (07 Marks)
- c. Discuss transient response, propagation delay and minimum slewrate of a comparator.

(07 Marks)

PART - B

- 5 a. Develop an expression for effective number of bits in terms of the measured SNR if the input wave has a peak amplitude of 30% of V_{ref}. (07 Marks)
 - b. With a neat block diagram, describe the accumlate and dump circuit for decimation and averaging.

 (07 Marks)
 - c. Sketch the block level circuit diagram for an fs/4 digital resonator.

(06 Marks)

6 a. With relevant diagrams, describe the CMOS process flow, for devices with L_{min} <0.35 μ m. (10 Marks)

- b. Describe with a neat diagram, the conceptual layout and actual layout of an R-2R resistor string with minimum area and also discuss the problem of laying out metal over the resistive material.

 (10 Marks)
- 7 a. Sketch the implementation of a synchronous up/down counter and discuss its operation.

(07 Marks)

b. Draw the 4 bit pipelined adder and describe how it operates.

- (08 Marks)
- c. Draw the positive edge triggered delay using clocked CMOS logic.
- (05 Marks)
- 8 a. Illustrate how a pushpull output stage is biased with a floating current source. (07 Marks)
 - b. Infer that, to minimize the input referred noise, the gain of the first stage of the amplifier should be large in a cascade of amplifiers.

 (06 Marks)
 - c. Discuss circuit noise in an opamp.

(07 Marks)



USN

Sixth Semester B.E. Degree Examination, May/June 2010 Analog and Mixed Mode VLSI Design

rinivas instituta or techno Library, Mangalote

Time: 3 hrs. Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART – A

1 a. Explain the characteristics and typical errors associated with sample and hold circuit.

(10 Marks)

b. Briefly explain the ADC specifications.

(05 Marks)

- c. Find the resolution of DAC, if the output voltage is desired to change in 1 mV increments while using a reference voltage of 4V. (05 Marks)
- 2 a. Explain qualitatively the architecture and working of charge scaling DACs. (10 Marks)
 - b. Design a 3-bit charge scaling DAC and find the value of output voltage for $D_2D_1D_0 = 100$ and 011. Assume $V_{ref} = 5V$, C = 0.5 PF. (05 Marks)
 - c. Briefly explain the architecture & working of a pipeline digital to analog coverter. (05 Marks)
- 3 a. Explain the architecture and working of a flash ADC.

(08 Marks)

- b. If a 10-bit flash ADC is designed, determine maximum offset voltage of comparators which will make INL less than ½ LSB. Assume that resister string is perfectly matched and $V_{REF} = 4V$. (04 Marks)
- c. Briefly explain the block diagram of a 2-step flash ADC and its working.

(08 Marks)

- 4 a. Explain qualitatively preamplification and decision circuits of a CMOS comparator unit.

 Draw their CMOS circuits. (10 Marks)
 - b. Explain the principle of an analog multiplier.

(05 Marks)

c. Briefly explain CMOS analog multiplier with the help of a circuit diagram.

(05 Marks)

PART - B

- 5 a. Define SNR, effective number of bits and clock jitter in mixed signal circuits qualitatively.

 (08 Marks)
 - b. Explain the principle of averaging to improve SNR, in mixed signal circuits. (06 Marks)
 - c. Briefly explain the role of decimating filters in ADCs.

(06 Marks)

- 6 a. With a neat process flow diagram, explain submicron CMOS technology and bring out the differences as compared to CMOS technology. (10 Marks)
 - b. Explain how capacitor and resister elements are fabricated in submicron technology.

(07 Marks)

c. Explain MOSFET as a switch.

(03 Marks)

- 7 a. What are delay elements? Explain how they are realized using pass transistors, inverters and C²MOS and TSPC circuits. (10 Marks)
 - b. Realize a 4-bit pipelined adder using latches and explain its operation.

(05 Marks)

c. Implement full adder using dynamic logic and explain.

(05 Marks)

8 a. Consider a small signal amplification of a floating current source shown in Fig.Q8(A). Assuming NMOS cascade o/p resistance is labeled R_{ncas} , what is the small signal resistance scan by test voltage V_{test} ? (10 Marks)




Fig.Q8(A)

b. Explain with the help of circuit diagrams, the technique of making the flow rate concern in the design of op amp. (10 Marks)

* * * * *